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In the design of a microcomputer regulator, continuous
or discrete method can ba applied. The objective of this
thesis is to provide a continuous controller design method
that can be used to compensate for the effect of the micro-
computer transport lag. The compensation over the frequency
range of interest yields a regulator response approximately
equivalent to a direct analog feedback controller. The tech-
nique uses state feedback method for development of the
required phase compensation. The continuous system design is
additionally compared to the discrete system design for the
second order system numerical example. The method however is
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Most of the established design methods in control
systems rely on the so-called fixed-configuration design in
that the designer at the outset decides the basic composi-
tion of the overall system and the place where the
controller is to be positioned relative to the components of
the controlled process. The problem then involves the
design of the elements of the controller. k majority of the
design techniques in the modern control theory is based on
the state feedback configuration. That is, instead of using
controllers with fixed configurations in the forward or
feedback path, contrcl is achieved by feeding back the state
variables through constant gains. In this case The state
variables are fed back through constant gains to form the
control. The problem with state feedback is that for high
order systems the large number of state variables in prac-
tice would require a large number of transducers to sense
for feedback. Thus, the actural implementation of the state
feedback control scheme may be quite costly. A more serious
problem is that not all the state variables in a given
system may be directly accessible, and thus the need of an
observer or estimator for the final implementation of state
feedback [ Hef . 1].
Usually, sampled-data systems refer to a more general
class of systems whereas a digital control system refers to
the use of a digital computer in the system. Since digital
control systems have many advantages over continuous data
systems, quite often, in practice, controllers that are
designed in the analog domain are implemented digitally.
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However, there are situations under which the controller of
an existing system is analog, and the system already oper-
ates in a satisfactory fashion, but the availability and
advantages of digital control suggest that the controller be
implemented by digital elements [Ref. 2].
The flexibility is one of the advantages of a micropro-
cessor. It is a key to increased productivity and energy
efficiency in mechanical and process systems. Microcomputers
provide the built-in intelligence which engineering systems
must have in order to respond with maximum speed and effi-
ciency to diverse and changing demands. The processing in
microprocessor controllers is in real time and only fixed
point two f s complement arithmetic is used, consequently
numbers are truncated. Furthermore, the major effort of the
designer in practical implementation of digital controllers
is concentrated around the subjects of finite word length,
selection of sampling rate, programming of the algorithm,
proper scaling of all variables and coefficients and selec-
tion of analog-to-digital and digital-to-analog converters
[Ref. 3].
Digital control design can be accomplished via contin-
uous design method or discrete design method. The contin-
uous data control system design method is often more
familier to control system designer than the discrete data
control system design method. Because, throughout the years
the analysis and design of continuous data control systems
have been well developed, and pratically all these methods
can be extended to digital control system.
The implementation of a microcomputer must take into
account the important fact that there is a transport type
lag from input to output of the microcomputer as well as
other considerations such as word length, limit cycle, etc..
When the microprocessor is used as a controller for a high
performance system where the time constants are very short
12

compared to the time of typical process control applica-
tions, the effect of the time to sxecute the control algo-
rithm in a microprocessor on the control performance cannot
be neglected. If one designs the control system by
neglecting this processing time, the control system perform-
ance in this case never fails to become unsatisfactory.
From the above mentioned point of view, the control algo-
rithm may be complex and produce considerable delay in
providing the contrcl, since the control algorithm must
treat the input and state variable constraints and the
transportation lag simultaneously. The control algorithm
which requires repeated computations or a long computation
time, however, cannot be utilized because a resonable
sampling period for the high performance system is too short
to process a time-ccnsuming algorithm during the sampling
period [ Ref . 2 ].
k fact that because very apparent early in the program
development was the need for a cancellation factor to take
into account the delays in the system due to calculations
and conversions. It is possible to apply an attenuation in
the controller output in the fori of an exponential to
correct for the effect of the transport lag, hovever, the
bandwidth of the closed loop system becomes smaller
[Ref. 4]. More improved compensators such as lead/lag
network as well as state feedback technique are well known
methods for providing the required phase shift cancellation.
These methods usually require a high level of language for
convenient implementation such as Basic and Fortran. The
assumption to be used here is that only assembly language
programming is available and state feedback will be applied
to provide the required compensation.
Physical systems to be controlled often have large time
constants and therefore the transport lag produced by the
microcomputer controller becomes a. problem only when the
13

control algorithm is lengthy such as in a nonlinear optimal
estimation and control type problem. In this thesis, a wide
bandwidth analog computer system is chosen as the plant so
that the effect of transport lag can be an important consid-
eration in the system design, that is, transport delay in
ths order of a few milliseconds can readily produce an
unstable system.
B. TBESIS OBJECTIVES
In the design of a microcomputer regulator, continuous
or discrete method can be applied. The objective of this
thesis is to provide a continuous controller design method
that can be used to compensate for the effect of the micro-
computer transport lag. The compensation over the frequency
range of interest yields a regulator response approximately
equivalent to a direct analog feedback controller. The tech-
nique uses state feedback method for development of the
required phase compensation. The continuous system design is
additionally compared to the discrete system design for the
second order system numerical exampLe. The method however is






In the development of the theory for microcomputer
control, it is often not clear which procedure one should
use to implement a compensator to negate the affect of the
transport lag that results from tha A/D, control algorithm
computation and D/A delay times.
For state feedback applied to a regulator system, it is
possible to provide the desired compensation within certain
limitations using continuous system design technique.
In general, a linear plant can be represented by the
state equations
5 = A x * B u
Given that the order of the system is n, then the require-
ment is for a reduced state feedback of k < (n-1) gains that
will meet certain design specifications such as percent
overshoot and time of first peak.
Now whenever a microcomputer is used to implement the
above design, the additional factor of transport lag due to
A/D, control algorithm computation and D/A delay times can,
for high performance system, strongly affect the overall
performance.
To take into account and reducs the effect of transport
lag, it is possible to use (k+1) state feedback gains
thereby providing a phase shift that will approximately
cancel out tha transport lag phase shift over the frequency
range of interest.
A simple second order system is used to illustrate the
method. Both real time application and computsr simulation
are used to verify the theory.
15

B. PBACTICAL DESIGN CONSIDERATIONS
The design considerations for a second order regulator
system could be assumed as follow.
• J: 0.35 - 0.55 (percent overshoot : 15 - 35£)
• Bandwith : 50 - 70 Hz (300 - 440 rad/sec) for high
performance control system.
• Peak overshoot time (tp) : 0.008 - 0.015 sec
• Natural frequency (w^) : 250 - 400 rad/sec
• Initial condition (or Disturbance) : below 5 V due to
A/D and D/A conver-
sion limitation in
microcomputer
C. CONTINUOUS SYSTEM DESIGN HETHOD
1 • State Feedback Cont rol System
A powerful design method in the state variable
domain is the state feedback. la practice, not all the
state variables are accessible, sd an observer is used to
estimate some or all the state variables. The state feed-
back control system is that, instead of using controllers
with fixed configurations in the forward or feedback path,
control is achieved by feeding back the state variables
through constant gains. The typical second order system
whose transfer function is represented by Equation 2.1 is
considered in this section.











figure 2.1 Signal Flow Diagram of Stats Feedback System.
If the states x, and x2 are physically accessible, these
variables may be fed back through constant gains g, and g2 ,
respectively, to form the control, as shown in Figure 2.1 .




s +(2 5tUH+g )s . + g
(egn 2.2)
Here, it can be compared with a PD control system. For the









Thus, the characteristic eguations of the systems
described by Sguation 2.2 and Eguation 2.3 would be iden-










Figure 2.2 Feedback control System with PD Control.
input r (t) is zero, the class of systems is commonly
described as regulators.
Under this condition the control objective is to
drive any arbitrary initial conditions of the system to zero
as quickly as possible. Then the regulator system with the
PD controller is the same as the state feedback controller.
2. Microcomputer Controller Design with Time Delay
The time delay is most important in the controller
design for microcomputer controller, since the microcomputer
requires time for processing of th2 control algorithm. In
general, a closed loop system with time delay in the loop
will be subject to more stability problems than systems
18

without time delays. In practice, pure time delays may be
encountered in various type of systems. In these systems
the output will not begin to responi to an input until after
a given time interval. Since a pure time delay Td is
modeled by the transfer function relationship e~Tas the char-
acteristics equation of the systsn will no longer have
constant coefficients. The transfer function of control
system with time delay is representad in Equation 2.4 .
G(s)H(s) = G, (s) H, (s)«e" TdS (eqn 2.4)
In order to apply the continuous system design
method to design of microcomputer controller, the time delay
must be considered in the system modeling. The procedure of
the design of microcomputer controller using continuous
control systen design method will be described in the next
section.
3 . Design Proc edur e
The Equation 2.4 has a time delay factor as an expo-
nential form. The effect of the exponential form is that it
rotates the phasor G, (jw)H, (jw) at each w by an angle of
wTd radians in the clockwise direction. The amplitude of G,
(J w ) H, (jw) is not affected by the time delay. Since, the
magnitude of s" T<*s is unity for all frsquencies. In prin-
ciple, the stability of the closed loop system can be inves-
tigated by sketching the Nyquist locus of G(jw)H(jw) and
then observing its behavior with referance to the (-1, JO)
point of the complex function plane. For the closed loop
system to be stable, all the intersects of the G(jw)H(jw)
locus with the real axis must ocour to the right of the
(~1 t JO) point.
19

The analysis and design problems involving pure time
delays are more easily carried out graphically in the Bode
diagram. Since the time delay term affects only the phase
but not the magnitude of G(jw)H(jw)
, the phase with time
delay is obtained in ths Bode plat by adding a negative
angle of wTd to the phase curve of G, (jw)H, ( jw) . The
freguency at which the phase curve of G(jw)H(jw) crosses the
180-degree axis is the place where the Nyguist locus inter-
sects the negative real axis. Thus, in order to reduce the
affect of transportation lag due to time delay, the phase
lead type compensator should be chosen. The PD type
controller is used as the phase lead type compensator. The
state feedback controller and PD controller are used inter-
changablely in this work as described before. The PD
controller transfer function is
H(s) = Ka(Kp Kd»s) (egn 2.5)
where Ka»Kp : Proportional gain
Ka«Kd : derivative gain
Ka : Attenuation factor
In the microcomputer state feedback controller with single
input, state x 2 is not measured and must be estimated. The
estimation is performed using backward difference approxima-
tion method. If the sampling period becomes too large, then
the differenca of two adjacent stats values also becomes too
large. Because of this affect, the output of ths controller
is not available for the input of plant. This is the reason
for applying the attenuation factor in the PD controller




The design procedure is gensral enough to apply to a
high order system as demonstrated in Chapter III - Computer
Simulation.
The general idea of this design technique is:
(1) The system is designed with lass than full state feed-
back. A continuous system plant of order n is
designed with k < (n-1) state feedback gains to meet
the desired system performance specification.
(2) The transportation delay from analog input to analog
output is then estimated or computed to a good approx-
imation. This delay Td is dus to A/D and D/A as well
as control algorithm computation time.
(3) The number of state feedback gain are selected equal
to m = (k-M) to provide a phase lead cancellation of
the phase lag due to the transport delay within a
reasonable approximation over the frequency range of
interest.
A pure second order system is used for convenience,
and the 5 and w^ are chosen for the numerical example as the
following:
5 0.5
w„ = 250 rad/sec
These values are chosen to meet the desired design
considerations.
Since the system is second order, n equals 2, then
the number of less than full state feedback gain is 1 . In
this particular case, less than full state feedback control
is the same as direct feedback control. We assumed that the
21

direct feedback control system perforins to meet the desired
performance. The transfer function of direct feedback
control system without transport deLay is written
G(s)H(s) = 25 °
1
(eqn 2.6)
s(1 + tt 2)
When the microcomputer is used for the controller, it must
250
. TdSG(s)H(s) = • e (eqn 2.7)
5(1 + 2T0 s)
include the transport delay term. Taen, Equation 2.6 is
This transport type delay time can be calculated by using
Equation 2.8.
Td = TA/D T fix T PM (eqn 2.8)
where Td : Transport delay time
TN0 : A/D conversion time
T ex : Program execution time
T /a : D/A conversion time
For the cancellation of the phase lag due to the
transport delay, the phase lead typs compensation is needed,
thus the number of state feedback gain m equals 2.
Therefore, the transfer function of the compensator can be
written
H(s) = Ka(Kp Kd»s) (eqn 2.9)
Finally, the closed loop system transfer function is
22

250Ka(Kp + Kd«s) TS
G(s)H(s) = — • e (eqn 2.10)
s(1 + ^r s)
Using these transfer functions, the characteristics are
analyzed by the Bode diagram and Nyguist plot. Figure 2.3
through Figure 2.18 show the graphical analysis which were
obtained using standard IBM 3033 computer programs. Table I
is a tabulation of the variation of gain margin and phase
margin obtained from the computer output. Thus, the appro-
priate values of attenuation and other factors can be







Delay £§ K£ M Gain Margin Phase margin
T (sac) (dB) (Degree)
0.00045 1 1 16.73 46.73
1 1 16.73 46.73
1 1 T 19.13 46.73
0.5 2 T 19.13 46.73
0.25 4 T 19.13 46.73
0.2 5 T 19.13 46.73
0.002 1 1 6.62 29.21
1 1 T 6.62 29.21
0.5 2 T 6.62 29.21
0.25 4 T 6.62 29.21
3.2 5 T 6.62 29.21
0.006 1 -5.63 -15.98
1 T -2.35 -15.98
0.8 T 1.48 -2.79
0.4 T 5.61 37.22
0.2 \ T 11.63 61.98
0.5 2 T -2.35 -15.98
0.25 4 T -2.35 -15.98
0.2 5 T -2.35 -15.98
0,008 1 -4.63 -38.58
1 T -4.53 -38.58
0.8 T -2.69 -22.43
0.4 T 3.33 26.48
0.2 T 9.35 56.35
0.5 2 T -4.63 -38.58
0.25 4 T -4.63 -38.58
-
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In this section, both a second order system which is the
main example and a third order system which is used as an
example of application for higher order system are simulated
by using the Continuous System Modeling Program (CSMP)
control simulation language [Ref. 13]. According to the
result of simulation, the transport delay effect
cancellation nethod will be verified.
X (s)
Figure 3.1 Second Order System Block Diagram.
A. SECOND ORDER SYSTEH
First of all, the second order regulator system with the
block diagram as shown in Figure 3.1 is treated to verify
the adaptability of the design method for compensation of
transport type lag. There are four parameters which are Ka,
41

Kp, Kd and Td in the block diagram. Since the derivative
gain(Kd) is assumed the same as transport delay(Td) for
convenience in programming of ths microcomputer
,
practi-
cally, there are three parameters. Various reasonable
values are used in this simulation work in order to investi-
gate the performance of compensation system to be designed
by theory.
Figure 3.2 through Figure 3.11 show the results of simu-
lation. Figure 3.2 and Figure 3.3 show the microcomputer
regulator response with and without the state feedback
compensation. As shown in the Figure 3.2, the system becomes
unstable at rd = 6 milliseconds but when compensation is
added the response is improved although still unstable. In
this case, the attenuation factor Ka = 1. If Ka is reduced
in value system stability improves as shown in Figure 3.6
,
for example, but there is then a reduction in the system
bandwidth which can be observed by the increase in the time
of first peak overshoot value. rais effect can clearly be
seen in Figure 3.7 where the delay is Td = 8 milliseconds.
It should be kept in mind that this simulation result
does not take into account such factors as the finite word
length of the microcomputer. For this reason the upper
limit of transport delay time for microcomputer controller
implementation can be taken as 6 milliseconds and is
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B. HIGHEB ORDER STSTEH
To investigate the method applied to a higher order
system, a third order example is usad.
Generally, the transfer function of .the third order
system is written
G(S) = du)-,




and For 'the numerical example, the state equation is given








with control u - 3 x whare
5 = C 1 0.5 ]
Note that by design g3 is not used here since it is required
to compensate for phase lag due to Id.
Then the characteristics equation is
|Sl-A + §6|»0





Figure 3.12 Signal Plow Graph of 3rd Order Plant.
s' 10«s2 50«s 100 = (eqn 3.4)
The parameters, Q and f are chosen arbitrarily.
r = o-5
Osing these two parameters, ths percent overshoot is
determined to be about 8 % from using the design chart of
Ref. 10.
The third order plant Signal Flow Graph is shown in
Figure 3.12 .








and, the less than full state feedback is
u = -x, - 0.5»x 2 (eqn 3.6)
Then
u
H(s) = - -rr- 1. + 0.5«s (eqn 3.7)
A/
The closed loop transfer function is
10(1 +0.5S)
GH(S) =
FT/ TTTs) (egn 3 - 8)
Now, when designing for the microcomputer controller, full
state feedback will be ussd. Sines n 3, k = 2, and m = 3
as stated in the theory, the additional state feedback
yields
u
H (s) = - -— = Ka(1. 0.5«s + g «s2) (eqn 3.9)
Xi
This is a feedback transfer function for the third order
system. Thus, the complete closed loop transfer function is




e <•« 3 - 10 »J
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Tha Ka and g are selected so that the phase shift due to
transport delay (Td) is effectively cancelled. Figure 3.13






U(s) 10 X ( s)











Figure 3.13 Third Order System Block Diagram.
compensation. In this simulation of third order regulator
system, it can be expected that the compensation theory
using microcomputer should be available for high order
system.
In Figure 3. 14, simulation results are shown for direct
analog feedback as well as microcomputer controller design
with and without compensation for various values of trans-
port delay. Figure 3.15 and Figure 3.16 show their results
seperately. Figure 3.17 shows the effect of state feedback
56

gain g on the response for transport lag of 50 millise-
conds. Additional time response rssults for ths parameters
study are shown in Figure 3.18 to Figure 3.25 . The Nyquist
plots for each of the above cases are presentad in Figure
3.26 to Figure 3.35 .
The results of this simulation study indicate that the
method can be applied successfully in a microcomputer
controller design for higher order system. In order to
provide the desired degree of compensation, however, more
freedom would be necessary in the use of the parameters of
the controller. This might require that the direct feedback
design use k < (n-2) rather than k < (n-1) state feedback
gains which would allow additional phase compeasation to be
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Figure 3.30 Nyquist Plot (Ti = 0.05 sec f Ka=1).
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Pigure 3.35 Nyquist Plot(Td = 0.15 sec, g =0.1).
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I ? - EMPIRICAL ANALYSIS
A. IHTBODOCTIOM
(
Based upon the theoretical analysis of the design
method, measurements wera performs! to demonstrate that the
system desiga using a microcomputer controller can be
applied to an analog (Rep- op mode) computer plant. The
analog computer can simulate the physical system with wide
bandwidth, i.e., high performance system. The description of
the analog computer is represented in Ref. 5. The digital
controller is implemented by using the Feedback Inc.
MAT385, microprocessor-based computer [Ref. 6,7,8,9]. Since
the characteristics of the microcomputer is important in
designing the digital controller, it will be described in
more detail in the next section. The A/D and D/A converters
are built into the MAT385 microcomputer and provide single-
input single-output signal ports for the controller. Because
of the restrictions imposed by hardware limitations such as
single-input/single- output and software considerations such
as Assembly language programming, certain special program-
ming technigues were required.
B. MICROPROCESSOR CHARACTERISTICS
1- MAT385 Hardware
A typical microcomputer system comprises a micropro-
cessor (the CP(J) , a selection of memory circuits and some
input-output (I/O) ports. Typically the memory is made up of
some read-only memory (ROM) to hold the fixed application





























During the development of a program, however, it is
advantageous if the program is initially stored in RAM so
that it may be readily changed if any errors are found when
the program is executed. Since a typical program (machine)
instruction takes only a few microseconds to execute, it is
also helpful and instructive if, during program development,
the execution of the program can be controlled.
The MAT385 microprocessor-based system used in this
experiment has been designed to enable the user to write and
store a program in memory and readily follow and monitor the
state of the complete system while the program is being
executed.
The MAT385 is a self-contained microcomputer system
designed around the INTEL 8085 microprocessor and its family
of peripheral components. Figure 4.1 is a functional block
diagram of the MAT385.
The 8085 CPO and The Syste m Buses
The 8085 CPO is an evolutionary enhancement of
INTEL f s industry-standard 3080A. It is 100% software compat-
ible with the 8080A while offering the benefits of single
power supply, higher integration, higher performance, and
improved system timing.
As the system block diagram shows, the 8085 derives
its timing inputs directly from a crystal. In addition the
8085 drives the system with coatrol signals available
on-chip. No addition status decoding circuitry is required
for most small-to-medium sized systems. The 8085 multiplexes
its data bus with the low 8 bits of its address bus. The
8155 and 8355/8755 Memory I/O components are designed to be
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Four vectored interrupt iaputs are available in
addition to the standard 80 80A type interrupt. There is also
a serial input and serial output data line pair that is
exercised under program control to provide the MAT385s
simple teletype /VDO/cassette I/O.
The basic clock frequency of the 8085 in the kit is
3.07 2 MHz.
The 8155
The 8155 is a highly integrated IC designed for
compatibility with the 8085*3 bus structure. It contains 256
bytes of static RAM, 22 programmable I/O lines, and a 14 bit
rimer/counter.
Two 8155*s are used on the MAT385. On one the RAM is
available for storage of user programs as well as for tempo-
rary storage of information needed by system programs, and
the timer is used by the MAT385 monitor's Single Step
routine to interrupt the processor following the execution
of each instruction. The programmable I/O lines (Port 21 and
22) are used by the binary and analog interfaces. The
second 8155 has all its RAM memory available for storage of
user programs and the I/O lines (Port 21,22 amd 23) and the
timers are available for user applications through a socket
on the front panel.
The 8755
The 8755 is an EPROM; it contains 2048 (2K) 8bit
words (bytes) of memory and 16 I/D lines. The MAT385 is
supplied with one 8755 which is programmed with the system
monitor program, the I/O lines (port 00 and 01) are available
for user applications through a socket on the front panel.
Sockets are provided on the PWB for two further
8755*3 one of which may be programmed with a 'Tiny Basic 1




The 8279 is a keyboard/display controller IC that
handles the interface between the 3085 and the keyboard and
LED display- The 8279 refreshes the display from an internal
memory while scanning the keyboard to detect keyboard
inputs.
The 8205
The MAT385 also contains three 8205
IC» s (one-out-of-8 decoder) that decode the 8085*s memory
address bits to provide chip enables for the memories.
Bain Henor y
The main memory has 2K bytes. The lower 1K bytes is
nonvolatile so that data can be written into this memory and
it will not be destroyed when the power is switched off.
This is achieved by using CMOS meaory IC's which consume a
very low current and using a battery to maintain the power
to the IC*s when the MAT385 is disconnected from the mains.
The CMOS memory is a 5101, each of which stores 256 X 4
bits; eight are used to make up the 1K bytes. The second 1K
bytes of RAM uses two 21 14 IC* s each of which has a capacity
of 1K X 4 bits.
This memory is volatile.
The main memory may be extended to 8K bytes by
inserting further 2114 IC 1 s in the spare positions provided
on PWB.
Monitor reserved RAM locations
The RAM whose address starts at 2000 is partly used
by the Monitor for storage. The locations below 20C8 are
normally used for the Stack. It is not possible to define






























Provision is made on the PWB for 6K of RAM




Not used (RAM foldback)
RAM (256 bytes)
Not used (RAM foldback)
RAM (256 bytes) Monitor reserved
Locations & user Scratchpad
Keyboard Display Controller
Special subroutines ROM (2K) (optional extra)
Tiny basic ROM (2K) (Optional extra)
Monitor ROM (2K)
Figure 4.2 The HAT385 Meaory Map.
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subroutines that may be called at one time. The allocation
of memory addresses (the memory map) in the system is shown
in Figure 4.2 . The Table II lists the port addresses and
functions.
Analog Input
The MAT385 microprocessor-based computer has A/D and
D/A converters which are necessary for the design of a
digital controller. The analog input is bipolar and may be
set to any sensitivity up to a maximum of +200V. The input
is set up on test of 35mV per binary step. This gives a
full scale sensitivity of 4.445V to -4.48V and is used to
give compatibility with the analog output which is limited
5V.
The zero voltage in is set to give a digital reading
of 80H (10000000) . The positive voltages give a digital
reading from 80H up to FFH, the negative voltages give a
digital reading from 80H down to ODH. The clock speed of
the A/D converter is set to 1.536MHz which gives a maximum
conversion time of 2 00 microseconds.
Three control signals from Port 23 control the oper-
ation of the A/D converter.
Port 23-4 : Must be M 1 to enable data from A/D converter
to Port 21
Port 23-5 : Must go to M« and then to •0« before the
conversion will start
Port 23-2 : Goes to '0 1 when conversion complete. The port
may be sampled to confirm that the conversion
is complete before the program continuous.
Malog Output
The digital output from Port 22 is fed via gates to
the D/A converter. The gatas and therefore the analog
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output are enabled when Port 23-3 is * 1* and the output
relays are disabled. The analog output has a range of +5 v
to -5 V.
2. Static and Dynamic Conversion rest
Basic experiments are performed to test static and
dynamic conversion for confirmation of the A/D and D/A
conversion characteristics. This A/d and D/A converters are
built in MAT385. MAT385 used successive approximation A/D
conversion technique that is widely used when fast conver-
sion is required. The basic technique is one of successively
approximating a value for the digital output, altering this
value each time in such a way as to approach the correct
output. The converters that employ hardware to implement
this successive approximation algorithm are widely avail-
able (conversion times range from submicroseconds to 200
microseconds). It is possible however, to usa a microcom-
puter program to implement this algorithm and implement A/D
conversion using a D/A converter and a comparator. An
outline of the hardware for an 8-blt converter is shown in
Figure 4.3 .
Since A/D converter may taka a relatively long time
to perform a conversion operation, after starting a conver-
sion it is necessary for the programmer to decide what
action the program should take whila the conversion is being
performed. There are three possibilities.
(1) After a conversion is started, the program can enter a
delay loop which is equal to or greater than the conver-
sion time of the A/D converter. The conversion time is
1 255
• 255s = 160 microseconds
A/DC clock freq. 1.536x10*







Figure 4.3 Hardware for the Software-Based A/D Converter.
(2) The A/D converter generates a 'conversion-complete 1
signal after conversion has been performed and the
program loops until this signal is detected. This tech-
nigue used on our experiment.
(3) After starting the conversion, the program continuous
and the •conversion-complete 1 signal generated by the
A/D converter is used as an interrupt input.
A fixsd analog input and ramp analog input are used
in static and dynamic test, respectively. In the static
test, the resolution of the output to input is almost one
which means input and output voltages are alaost the same.
But, if the input voltage exceeds 4.45 V, the output is
zero. The conversion test diagram for both experiments is
shown in Figure 4.4 . The input aad output comparision are
shown in Figure 4.5 and Figure 4.6, The result of the









Figure 4.4 Conversion Test Block Diagram.
3 . Sampling Per iod Test
The sampling period of discrete data can be measured
by using the signal generator and oscilloscope. MAT385 has
a DELAY subroutine which can be used for delay of program
execution time in BOM space [ Ref • 7]. Using the DELAZ
subroutine, execution time can be changed, thus sampling
time can be adjusted in the control algorithm. The range of
delay factor is from 0001H(1) to FFFFH (65535) . The control
algorithm can be delayed as much as 6 NOP operations by one
step of delay factor. For some delay factors to be chosen,
each sampling period was measured as Table III .
In the Equation 2.8 , the control algorithm execution time






mp : Mam program execution time
Tdft, : DELAY algorithm execution time
Figure 4.7 shows the analog sinusoidal wave input and
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Figure 4.5 Result of Static Conversion Test,
implementation of these tests which are static, dynamic and
sampling period test, the small program of test algorithm is
necessary. That program is written in Appendix 3.
C. DESIGN OF STATE FEEDBACK CONTROL SISTEH WITH
HICRCCOHPOTER
1 . Control Algo rit hm
The finite precision nature of the digital hardware
makes it necessary to choose a computational structure that




































Figure 4.6 Result of Dynamic Conversion Test,
of the design. This section describes a procedure for ths
programming of a control algorithm with 8 bit word length
limitation.
The error caused by finica word length and their
influence on the behavior of ths- digital controller is
reported in Ref. 2. The major effort of the digital
controller designer is concentrated on achieving appropriate
numerical implementation 3f the algorithm. asing .an 8 bit
or 16 bit computer the designer enters the fields of finite
word length arithmetic and sampled signals. The programming
for a control algorithm is one of real time application.
Thus, the fixed point arithmetic should be used in
92

Figure 4.7 Analog vs. Digital (Delay Factor : 01 H) .
programming in order to reduce tha program execution time.
This section describes the procedure of how to design the
two state feedback gain control algorithm using single-input
single-output microcomputer controller. This program is
attached as appendix C.







where x(t) is the state vector of the plant.
Although x,(t) or x
,
(k) (where t or k means present time for






Samplin g Time Measurement
Delay Factor Decimal Sampling; Period
0001H 1 0. 00045 sec
000FH 15 0. 0006 sec
007FH 127 0. 0014 sec
OOFFH 256 0. 002 sec
01FFH 511 0. 0044 sec
02FFH 767 0. 006 sec
0300H 768 0. 0061 sec
030FH 783 0. 0062 sec
03FFH 1023 0. 008 sec
j
ured, x 2(k)(= x,(k)) cannot be obtained because the time
derivative of x
t
(k) is not realizable in the practical
experiment because of only a single-input port. Therefore,
x a (k) is approximated by




Thus, the estimation of x2 (k) caa be obtaind by using the
above approximation. Figure 4.8 shows how the block diagrams
are developed for desiging of the control algorithm. Here,
one of the algorithm design idea is that the derivative
gain (Kd) is always set to the sampling period. Then tha
denominator of estimation block can be deleted. This
approach means that the computation of estimation block
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Figure 4,8 Control Algorithm Block Diagrams,
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could be decreased which is an important factor when fixed
point assembly language programming is required.
The attenuation factor as a part of the correction
factor uses a potentiometer outside of the microcomputer. If
the attenuation factor is manipulated within the control
algorithm, then floating point arithmetic would be required.
Placing the attenuator outside the microcomputer then allows
fixed point arithmetic to be used. The flow chart of


















Figure U. 9 Plow Chart of Control Algorithi
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\T. CONCLUSIONS AND RECOMMENDATIONS
Results obtained both experimeatally and by simulation
have shown that a continuous systea design method of using
state feedback can be applied to a high performance micro-
computer based regulator system. The regulator can be
designed to meet specifications approaching the level
available from a direct analog feedback controller.
Although a low order system was used as a convenience in
hardware implementation, digital computer simulation did
confirm that the method is general snough to apply to higher
order systems. The method applied to higher order systems
would probably provide more flexibility in the controller
design if k < (n-2) state gains were used rather than k <
(n-1). The additional state feedback gain would provide
more lead phase shift to offset the transport lag phase
shift due to the microcomputer.
It is well known that assembly language programming as
used in this work provides fact implementation of the
control algorithm. In those cases where additional time is
available, use of higher level programming such as the
On-Chip Tiny Basic [ Ref . 11,12]. would provide convenience
in developing the controller design and is recommended as an
area for future study. National Semiconductor's INS 8073
Tiny Basic microinterpreter is one example of a single IC
chip that can be programmed in a high level language. Use
of Tiny Basic would allow application of assembly language
programs where speed is required such as with input/output
and multiplication operations. Basic would then be used to
develop the estimation or optimal control law or filter





EXAMPLE PROGRAM OF CSMP
INITIAL
INCON XO ' 3.0
PARAMETER KP = 1 . r KA = 1.0
PARAMETER DEL = (. 00045
,
.002, . 005 ,. 008)
DYNAMIC
KD = DEL
U =0.0 * STEP (0.0)
F ~ U - FDA
V = REALPL(0.0,0.004,F)
10 - 250. * V
XP = INTGRL(XO,V0)
VI = DERIV(0.0 ,XP)
F1 = KD * V1
F2 = KP * XP
P3 = F1 F2
FD = DELAY(10,DEL,F3)
FDA = KA * FD
TIMER FINTIM=.0 5,DELT=.0004,PRDEL=0.0004,OUTDEL=0.00 04
PRINT XP
TITLE STATE FEEDBACK MICROCOMPUTER CONTROLLER
OOTPOT XP













A********* ***** *********** ****************** **********
* STATIC AND DYNAMIC CONVERSION TEST PROGRAM
* PROGRAM BY KIM, KI CHOL
* DATE : 9/OCT/1983
******************************************************
; Monitor update data subroutine




Port A -> input port
Port B -> output port
Port c -> ALT3
Command port
Port C bit 5 to M»
Port C bit 5 to «0'
Start conversion
ConversioQ complete?




























ASSEMBLER PROGRAM OF STATE FEEDBACK CONTROLLER
****** ************* ******* ***************************
* PROGRAM FOR STATE FEEDBACK MICROCOMPUTER CONTROLLER
* PROGRAM BY KIM, KI CHOL
* DATE : 10/NOV/1983
****** ************************************** *********
*****************************************************
* This program is written for the microcomputer
* controller which is state feedback control.
* The function of this controller is work such as
* PD controller in the second order system.
*
* STATE 1 : the input of controllar
















; Memory location for old state
; value
; Memory location for estimation
load stack pointer
load command
Port A -> input port
Port B -> output port





































Command status register in
8155 RAM




load sampling data into ACC.
save on stack
display value in data field
restore value from stack
save in B
load ACC. with previous sampling
value
New value - old value
store in memory with difference
save in AZC. with new value
check the negative number
If negative jump to NEGA:
multiplicand(new value)
changabla proportional gain
save in ACC. with estimation
proportional « derivative
truncate H reg.
output the control to D/A

























save in A3C. with estimation
proportional derivative
truncate a reg.
output the control to D/A
store sampling data in memory
set delay factor
repeat the process
. *** sUBROUTIONs AND FUNCTIONS ***
.********** **************** ***************************
;* FUNCTION : UPDDT - update data field of display
;* INPUT : B - DOT FLAG -
1 means put dot at right edge of field
* means not dot
* OUTPUT : none
* CALLS : HXDSP, OUTPT
* DESTROYS : A, B, C, D,E, H, L,F/F« s
* DESCRIPTION :
* UPDDT updates the data field of the display












indicate use of data field of
display
get current data
put curreat data in D
expand current data for display
address of expanded data in
H S L
use data field of display
dot flag is in B
output current data to data field
************************** ***************************
* FUNCTION : HXDSP - expand hex digits for display
* INPUT : DE - 4 hex digits
* OUTPUT : HL - address of output bufer
* CALLS : nothong
* DESTROYS : A,H,L,F/F»s
* DESCRIPTION :
HXDSP expands each- inpput byte to 2 bytes in
a form suitable for display by the output
routines.
Each input byte id divided into 2 hex digits.
Each hex digit is placed in the low order 4
bits of a byte whose high order 4 bits are
set to zero.
The resulting byte is stored in the output
































get first data byte
convert 4 high order bits
get addrsss of otuput buffer
store character in output buffer
get first data byte and convert
4 low order bits to a single
character
next buffsr position
store character in buffer
get second data byte and convert
4 high order bits to a single
next buffer position
store character in buffer
get second data byte and convert
4 high order bits to a single
character
next buffer position




************************** * ************ **************
* FUNCTION : OOTPT - output characters to display
* INPUT : A - DISPLAY FLAG - = use address field
* - 1 = use data field
* B - DOT FLAG - 1 = output dot at right edge of
* field
* - ~ no dot
* CALLS : not hong
* DESTROYS : A , B> C, D,H, L, F/F» s
* DESCRIPTION :
* OUTPT sends characters to the display.
The address of the charactsrs is received
as an argument. Either 2 characters are sent
to the address fisld, depending on the display
Eflag argument. The dot flag argument
determines whether or not the last output
character.
*****************************************************
indicate use of address field of
display
control character to indicate
output to data field of display
address for sending control
characters to display chip
mask for turning on dot in display








































JNZ OUT 15 ;
RET
f control character for data field
get out put character
save output character
get display format table address
********** *******************************************
* SUBROUTINE : SMOLT
* DESCRIPTION :
* The 8 bit multiplicand is entered in reg H.
* The 8 bit multiplier is entsred in reg E.
* The 16 bit product is returned in reg H-L.nt



























* FUNCTION : DELAY
* INPUT : DE - 16 bit integer donating number of
* times to loop
* OUTPDT : none
* CALLS : nothong
* DESTROYS : A,D, E^F/F's
* DESCRIPTION :
* DELAY does not return to caller until
* input argument is counted down to zero.
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